

- ✎ L15: (70) 14 near 7
- ✎ L16: (1) 10 with 15
- ✎ L17: (18228) 11 near 9
- ✎ L18: (23559) 11 with 8
- ✎ L19: (711178) transistor ftf
- ✎ L20: (1858998) vertical
- ✎ L21: (16301) 19 near 2 (20 14)
- ✎ L22: (19773) 19 near 2 (20 14 11)
- ✎ L23: (231) 22 same 10
- ✎ L24: (3442) 10 near 12 8
- ✎ L25: (5) 24 same 22
- ✎ L26: (5) 24 same 23
- ✎ L27: (3) *6617180*.pn.
- ✎ L28: (87116) dram
- ✎ L29: (801739) capacitor
- ✎ L30: (8155) 11 near 29
- ✎ L31: (54) 10 with 30
- ✎ L32: (37) 31 and (28 22)
- ✎ L33: (88) 7 with 10
- ✎ L34: (2755052) leakage capacitance characteristic
- ✎ L35: (1) 33 with 34
- ✎ L36: (5) 33 same 34
- ✎ L37: (1629260) (transfer)
- ✎ L38: (268) 37 near 7
- ✎ L39: (1) 38 with 10

 Failed

US-PG-PUB; US-PAT; EPO; JPO; DERWENT; IBM; TDB

Default operator:

☐ Plurals
☐ Highlight all hit terms initially

24 same 23

Rec-2004

#	Author	Document	Issue	#	Title	Current	CurrentXR	Revised	S	C	P	Image	Doc	P
1	Wang, Jianguo et al.	US 200402080	021	0	Methods and circuits for testing programmability of a semiconductor memory cell and memory array using a breakdown oh	365/182			R	C	P	R	C	P
2	Pio, Federico et al.	US 6128219	000	2	Nonvolatile memory test structure and nonvolatile memory reliability test method	365/185	365/185.05		R	C	P	R	C	P
3	Kowalski, Bernhard et al.	US 200402455	209	0	Device architecture and process for improved vertical memory arrays	257/328			R	C	P	R	C	P
4	Tomita, Naoto et al.	US 5432745	19950	2	Method for testing a memory device	365/201	365/200		R	C	P	R	C	P